Xpeedic 2018

Xpeedic released new EDA 2018 suites

We are excited to announce the release of Xpeedic 2018 EDA software.

In this release, Xpeedic introduces new product Hermes, many new features and enhancements, and most importantly the memory usage of FEM3D dropped 60% without sacrificing computing efficiency. The new release includes all the three product lines: IC design, high speed signal integrity, and high-performance web solution, which further strengthens Xpeedic’s EDA product proposition: fast, accurate and user friendly.

Highlights in EDA 2018.01

New Product – Hermes

143973000002756406_zc_v59_ic2

Hermes2018 is a co-simulation platform for chip, packaging and PCB, and based on the leading FEM3D and Hybrid simulation engine technology. It introduces two efficient simulation processes (Hermes SI and Hermes RF) for high speed and RF applications in this release, which not only satisfies the fast simulation requirements for high-speed SerDes and DDR on the packaging and board level, but also meets the RF/digital hybrid simulation requirements, prompting the evolution of advanced packaging and high-speed signal simulation technology. 

IRIS/iModeler New Feature

143973000002756406_zc_v60_silicon_wafer

IRIS2018 supports the bias table and rho table for advanced technology node, and takes consideration the conductivity and actual metal line width change within different technology. IRIS obtained the GF 22FDX process certification. It supports the auto-addition of the pin, and the efficiency of via defeaturing is increased by 10x.

ViaExpert New Feature

143973000002756406_zc_v60_芯片

ViaExpert2018 is an industry-leading via modeling and simulation tool. It supports remote and distributed simulation that are managed by Xpeedic Distributed Processing Management(XDPM), manual wiring, and Keepout parameterized library and CMF/SMP modules to provide better solutions for design optimization of 56Gbps and higher speed system.


ChannelExpert New Feature

143973000002756406_zc_v59_ic3 (1)

ChannelExpert 2018 is an unique tool for full channel extraction and simulation. It supports automatically extract the crosstalk between multiple boards and multiple channels; supports developed frequency domain and statistical eye diagram simulation to realize full-channel simulation, crosstalk, COM analysis and statistical eye diagram analysis. 

SnpExpert New Feature

143973000002756406_zc_v59_ic

SnpExpert2018 is a widely-adopted S-parameter exploration tool. It integrates all the S-parameter post-processing functions, and supports Python automation, DFE/CTLE auto-optimization, and new addition of 56Gbps and COM compliance.

JobQueue New Feature

143973000002756406_zc_v59_ic4

JobQueue2018 is an industry-leading simulation job management platform with dynamic allocation of computing resource, validity checking, HPC/PBS, and real-time display of simulation results to improve tool usage.

In addition, Xpeedic also releases a complete simulation process for IC design in advanced technology node with the partnership of Ansys HFSS, and XpeedicBridge, an interface module to connect most of the mainstream EDA tools with Xpeedic.