Banner-Heracles

Automated Crosstalk Scan, Impedance Scan and DRC+ for Signal Integrity Signoff

Crosstalk analysis for high speed PCB design becomes more and more important due to the high data rate and tightly coupled routing. Traditional circuit-based analysis can not meet the accuracy demand. Three-dimensional (3D) full-wave electromagnetic solver is required to capture the complex 3D PCB environment and the frequency-dependent phenomena. This paper introduces a novel hybrid solver technology with both speed and accuracy. Crosstalk metrics to quantify the crosstalk level are also developed by post-processing S-parameter. Combining these two techniques allows designer to achieve full board crosstalk in a few hours as planned, which significantly reduces the post-layout check time and ensure timely sign-off.

Please click the link below to download the file.(Please make sure you login first)

Banner-Tml

Fast and Accurate Fiber Weave Modeling and Simulation

As the data rate of SerDes channel increases from 25Gbps to 56Gbps and 112Gbps, the requirement for timing skew of differential signals is becoming tighter and tighter. The skew of differential pairs can be introduced by the unbalanced differential trace routing on glass weaves. In high-speed PCB designs, there are many possible combinations considering different glass weave patterns and different trace routings, which makes quantifying the impact of glass weave on skew a challenging task. It requires electromagnetic simulation tool vendor to come up with the design guideline for PCB engineers.

Please click the link below to download the file.(Please make sure you login first)

Banner-DKDF

Accurate Dk/Df Extraction for High-speed SI Applications

This application note presents an accurate way to perform dielectric constant (Dk) and dielectric loss (Df) extraction over a wide range of laminate materials for high-speed SI applications. The Through-Only De-embedding (TOD) method with optimization is used for this Dk/Df extraction. The resultant frequency dependent material models is ready to be used in electromagnetic simulation tools in market.

Please click the link below to download the file.(Please make sure you login first)

Banner-P370

IEEE P370 Compatible De-embedding and Quality Check for Measured S-parameters up to 50Ghz

This application note presents an IEEE P370 compatible and competitive de-embedding and quality check method for measured S-parameters up to 50Ghz in SnpExpert, which gives SI engineers a fast and easy way to post-process and assess S-parameters.

Please click the link below to download the file.(Please make sure you login first)

Banner-MWC2019

MWC 2019

一年一度的 MWC 世界移动通信展会2/25-2/28在巴塞罗那如火如荼的举行。这期间,各大厂商们“蓄谋已久”的年度大招频出,这些技术将对如今越来越同质化的手机通信市场带来耳目一新的新鲜元素,并引领整个行业革新和创新趋势。微信图片_20190227101147

特殊玻璃行业的全球领导厂商康宁公司联合芯禾科技,在本次大会上发布了针对5G射频前端模组和Wifi应用的玻璃通孔(ThroughGlass Vias, TGV)解决方案。

微信图片_20190227101153

当前移动和物联网设备市场正经历着爆发式的增长。尽管数字电路在摩尔定律的驱动下继续增加着集成度,但射频电路却无法按相同比例减小尺寸。因此射频电路尤其是无源器件部分的进一步集成,成为系统小型化的关键。

为了满足不断增长的小型化需求,在增加功能的同时减小尺寸、降低成本,集成无源器件(IPD)技术已成为射频前端设计的一种令人期待的先进技术,它也已经从低温共烧陶瓷(LTCC)发展到薄膜技术,如使用高阻硅(HRSi)或玻璃基板。在最新的研发进程中,玻璃通孔技术已被视为实现集成、低成本和高性能无源器件最有前途的技术之一。

微信图片_20190227101158

芯禾科技的TGV解决方案具有多项显著优势:与二维平面电感相比,采用TGV结构的三维电感具有更好的品质因数;与硅相比,玻璃的介电常数较低,电阻率较高,因而具有较好的高频性能;诸如使用TGV构建的滤波器和双工器之类的无源器件,在确保较小的带内插损和较大的带外抑制能力的同时,还能在尺寸上做小。

微信图片_20190227101201

如果您在MWC现场,我们非常欢迎您至康宁公司展位(Hall 2 Executive Meeting Rooms, Upper Level, Room #2G9Ex)了解详情

Banner-GF-12LP

Xpeedic’s IRIS Qualified on GLOBALFOUNDRIES 12LP Process for High-Performance Applications

Cupertino, CA. — Feb 20, 2019 —Xpeedic Technology, Inc. today announced that its 3D full-wave electromagnetic (EM) simulation tool, IRIS, has been qualified on GLOBALFOUNDRIES’ 12nm Leading-Performance (12LP) process technology. This qualification enables designers to run IRIS with confidence using the certified IRIS process file available on GF’s 12LP FinFET semiconductor manufacturing process.

GF’s 12LP technology provides as much as a 10 percent improvement in logic circuit density and more than a 15 percent improvement in performance over 14nm FinFET solutions, satisfying the processing needs of the most demanding compute-intensive applications from artificial intelligence and virtual reality to high-end smartphones and networking infrastructure.

“Accurate EM simulation tools are critical for successful first design pass for our clients’ compute-intensive applications,” said Richard Trihy, vice president, Design Enablement at GF. “The qualification of Xpeedic’s EM tool provides designers predictable EM simulation results for advanced process technologies.”

“We are very pleased that IRIS is able to achieve excellent correlation with measurement and thus qualified for GF’s 12LP process,” said Dr. Feng Ling, CEO of Xpeedic Technology, “As GF FDXcelerator and RFwave member, Xpeedic will continue the collaboration with GF on various process technologies to help our mutual clients with innovative solutions and services.”

The electromagnetic qualification program by GF ensures that every EM tool qualified by the program meets GF’s highest quality standards. With this qualification, IC designers can choose their preferred EM simulation tool, and its corresponding process file, to ensure their design confidence and reduce time-to-market.