Events

DesignCon 2025

1735117050199907.jpg

Time:Jan 28-30

PlaceSanta Clara Convention Center, Santa Clara, CA

Booth: #627


Overview

 1696749638582079.jpg

Xpeedic will showcase its latest simulation EDA solutions at DesignCon2025 in Santa Clara, Jan 28-30.

Xpeedic's simulation EDA from chip to system covers chip, package, module, PCB, interconnection and system. In particular, Xpeedic will focus on its high speed digital SI/PI analysis and 2.5D/3D Chiplet Advanced Packaging.


1736922437468601.jpg1736922418107186.jpg


1735799433613521.png1736922374328985.jpg


Technical Session

 1696749638582079.jpg

Xpeedic will co-publish two papers at DesignCon2025. Details are as follows:

Study of TDR Impedance & Loss Based on Modified Cannon-Ball Huray Roughness Model on a 1.6Tbps Optical Module PCB

  • Track: 04. Advances in Materials & Processing for PCBs, Modules & Packages

  • Author: Rongyao Tang, Shengyao Wan (Fiberhome), Rui Wang (Xpeedic), Zhi Li(Shennan Circuits)

  • Time: January 29, 11:15AM-12:00PM Pacific Time

  • Location: Ballroom E

 

Fast Design & Simulation of Photonics Computing Chip Base on Chiplet-Based Heterogeneous Integration

  • Track: 01. Signal & Power Integrity for Single-Multi Die, Interposer & Packaging

  • Time: January 29, 2:00PM-2:45PM Pacific Time

  • Location: Ballroom B


Resources Downloads

 1696749638582079.jpg

1735265513840745.jpg1735265529765352.jpg1735265548815906.jpg1735265566540420.jpg




1735265790181409.jpg1735265808849228.jpg1735265831304345.jpg1735265847977756.jpg

Click the images above to download files


Meet with Xpeedic

 1696749638582079.jpg

We would love to see you there and discuss how our solutions can support you.

Please signup if you can attend:

  • Wednesday, January 29, 11:00 a.m. - 6:00 p.m. 

  • Thursday, January 30, 11:00 a.m. - 6:00 p.m. 


1735806601661719.png

2025

Jan 28-30

Santa Clara, CA